
MTD DAQ and Tamalero lpGBT Power Up

Hayden Swanson, Naomi Gonzalez




Currently we are unable to communicate with the lpGBT on our readout board version 3 using the MTD DAQ firmware + software.

Goal: Compare how we first contact the lpGBT between tamalero and MTD DAQ.



ETL Testing DAQ

Firmware:




Endcap Timing Layer Date 3

What we have tried so far

Ensured correct uplink configuration in firmware based on the hardware:

- Ran MTD DAQ software routine using firmware with the correct data rates and FEC modes (10Gbps, FEC12)
- Also attempted FEC5 @ 10Gbps just in case

We cannot read any registers on lpGBT using MTD DAQ firmware + software



Tamalero

Strategy: Ensure communication by reading the lpGBT the ROMREG

- 1. Set the frame format of the KCU depending on the lpGBT version
- 2. Toggle Uplink data path test patterns
 - a. This replaces the data signals coming from the ePortRx oon the lpGBT with the downlink for 0.1 seconds then returns it back to normal
- 3. Set highSpeedDataOutInvert to 1
 - a. Equivalent to swapping HSOUTP and HSOUTN on the PCB
- 4. Power Up lpGBT
 - a. Sets dllCOnfigDone and pllConfigDone
 - i. DLL = delay locked loop, related to uplink phase alignment
 - ii. PLL = Phase locked loop, circuit receives high speed serial data from the downlink
- 5. Read ROM register

self.kcu.write_node("READOUT_BOARD_%d.SC.FRAME_FORMAT" % self.rb, 0)

lpGBT v0 and v1 have a different data format that needs be specified on the firmware level to the KCU.

The IC Frame Format tells you the format of the data words from the lpGBT.

See <u>firmware code</u>

```
type READOUT BOARD SC CTRL t is record
111
         TX RESET
                                                     -- Reset TX datapati
          RX RESET
                                                    -- Reset RX datapath
          TX START WRITE
                                                    -- Request a write config to the GBTx (IC)
          TX START READ
                                                   -- Request a read config to the GBTx (IC)
                                     :std logic vector( 7 downto 0): -- I2C address of the GBTx
          TX REGISTER ADDR
                                     :std logic vector(15 downto 0); -- Address of the first register to be accessed
          TX NUM BYTES TO READ
                                     :std logic vector(15 downto 0); -- Number of words/bytes to be read (only for read transactions)
          FRAME FORMAT
          TX DATA TO GBTX
120
          TX MR
          TX CMD
          TX ADDRESS
                                     :std logic vector( 7 downto 0); ... Command: It represents the packet destination address. The address
123
          TX TRANSID
                                     :std logic vector( 7 downto 0): -- Command: Specifies the message identification number. The reply
          TX CHANNEL
                                     :std logic vector( 7 downto 0); -- Command: The channel field specifies the destination interface of
                                     :std logic vector(31 downto 0): -- Command: data field (According to the SCA manual)
                                                                      -- Enable flag to select SCAs
                                                                      -- Send a reset command to the enabled SCAs
                                      :std logic:
                                                                      -- Send a connect command to the enabled SCAs
                                     :std logic;
          START COMMAND
                                                                      -- Send the command set in input to the enabled SCAs
                                      :std logic;
          INJ CRC ERR
                                                                      -- Emulate a CRC error
                                      :std logic;
        end record READOUT BOARD SC CTRL t;
```

Tamalero


Strategy: Ensure communication by reading the lpGBT the ROMREG

- Set the frame format of the KCU depending on the lpGBT version
- 2. Toggle Uplink data path test patterns with downlink for 0.1 seconds
- Set highSpeedDataOutInvert to 1
 - a. Equivalent to swapping HSOUTP and HSOUTN on the PCB
- 4. Power Up lpGBT
 - a. Sets dllCOnfigDone and pllConfigDone
 - DLL = delay locked loop, related to uplink phase alignment
 - ii. PLL = Phase locked loop, circuit receives high speed serial data from the downlink
- 5. Read ROM register

```
# toggle the uplink to and from 40MHz clock, for some reason this is
# needed for the mgt to lock
self.wr_adr(0x118, 0xC0) #
https://lpgbt.web.cern.ch/lpgbt/v0/registermap.html#x118-uldatasource0
sleep(0.01)
self.wr_adr(0x118, 0) # https://lpgbt.web.cern.ch/lpgbt/v0/registermap.html#x118-uldatasource0
```

14.1. Test pattern generators

The IpGBT offers a possibility to generate patterns and inject them at various places in the data path in order to simplify chip/system debugging. Points at which data can be generated are highlighted on Fig. 14.2.



Tamalero

Strategy: Ensure communication by reading the lpGBT the ROMREG

- Set the frame format of the KCU depending on the lpGBT version
- 2. Toggle Uplink data path test patterns
- 3. Set highSpeedDataOutInvert to 1
- 4. Power Up lpGBT
 - a. Sets dllCOnfigDone and pllConfigDone
 - DLL = delay locked loop, related to uplink phase alignment
 - ii. PLL = Phase locked loop, circuit receives high speed serial data from the downlink
- 5. Read ROM register


Python
https://lpgbt.web.cern.ch/lpgbt/v0/registermap.html?highlight=0x036#chip-config
self.wr_adr(0x036, 0x80)

15.1.4. CHIP Config

0x036] ChipConfig

- Bit 7 highSpeedDataOutInvert Inverts high speed data output lines (equivalent to swapping HSOUTP and HSOUTN on the PCB)
- Bit 6 highSpeedDataInInvert Inverts high speed data input lines (equivalent to swapping HSINP and HSINN on the PCB)
- Bit 2:0 ChipAddressBar[2:0] Sets most significant bits of the chip address (see Section 3.3).

Since the differential pair lines are backwards on the Readout Board to the lpGBT we need to switch this flag.



LpGBT

Tamalero

Strategy: Ensure communication by reading the lpGBT the ROMREG

- Set the frame format of the KCU depending on the lpGBT version
- 2. Toggle Uplink data path test patterns
 - a. This replaces the data signals coming from the ePortRx oon the lpGBT with the downlink for 0.1 seconds then returns it back to normal
- 3. Set highSpeedDataOutInvert to 1
 - a. Equivalent to swapping HSOUTP and HSOUTN on the PCB
- 4. Power Up lpGBT
- 5. Read ROM register

```
self.wr_adr(0x0ef, 0x6)
sleep(0.01) # sleeps to wait for power up to finish
```

Pythor

15.1.17. Power Up State Machine

[0x0ef] POWERUP2

Controls behavior of the power up state machine (for more details refer to Power-up state machine)

- Bit 2 dilConfigDone When asserted, the power up state machine is allowed to proceed to PLL initialization. Please refer Configuration for more details.
- Bit 1 pllConfigDone When asserted, the power up state machine is allowed to proceed to initialization of components containing DLLs (ePortRx, phase-shifter). Please refer Configuration for more details.
- Bit 0 updateEnable When asserted, the power up state machine copies the values from fuses to configuration registers during power. Please refer Configuration for more details.

Sets both of these bits to 1, dllCOnfigDone and pllConfigDone on the lpGBT. Both are needed for full power up on lpGBT.

- Dll = delay locked loop, related to uplink phase alignment,
 - Uplink phase alignment
- PLL = Phase locked loop, the Clock and Data Recover and PLL circuit receives high speed serial data from the downlink.
 - Architecture and Functionality Overview

Tamalero

Strategy: Ensure communication by reading the lpGBT the ROMREG

- Set the frame format of the KCU depending on the lpGBT version
- Toggle Uplink data path test patterns
- Set highSpeedDataOutInvert to 1
- Power Up lpGBT
- 5. **Read ROM register**

NOTE: Read is attempted 50 times

If you get here you are cooking 😎

[0x1c5] ROM

Register with fixed (non zero value). Can be used for testing purposes.

• Bit 7:0 - ROMREG[7:0] - All read requests for this register should yield value 0xA5.

If it is v0 lpgbt this should read 0xA5 and if it is v1 this should read 0xA6

MTD

Strategy: Power up and keep trying to read the status register for the power up state machine

- Select the link
- Reset the SCC
- Set highSpeedDataOutInvert to 1
- Series of setups, writes to 20 registers under these methods from the official <u>lpGBT software</u>
 - clock generator setup
 - line driver setup
 - equalizer_setup
 - config done / power-up
- Read current state of the power up state machine until it is done

MTD DAQ SW abstraction laver lpGBT

lpGBT official library abstraction layer

uhal communication here

C++ abstraction layer

Firmware

Example, link = 6, related to the fibers

```
self.emp cont.getDatapath().selectLink(link)
void DatapathNode::selectLink(uint32 t link) const
  // logger::trace("Selecting link {}", link.value());
  this->selectRegChan(link / 4, link % 4);
void DatapathNode::selectRegChan(uint32 t quad, uint32 t chan) const
  getNode("ctrl.quad sel").write(quad);
  getNode("ctrl.chan sel").write(chan);
  getClient().dispatch();
```

MTD

Strategy: Power up and keep trying to read the status register for the power up state machine

- 1. Select the link
- 2. Reset the SCC
- 3. Set highSpeedDataOutInvert to 1
- 4. Series of setups, writes to 20 registers under these methods from the official <u>lpGBT software</u>
 - a. clock generator setup
 - b. line_driver_setup
 - c. equalizer_setup
 - d. config_done / power-up
- 5. Read current state of the power up state machine until it is done

```
self.emp cont.getSCC().reset()
```

```
getNode("ctrl.gbtsc_rst").write(1);
getClient().dispatch();
```

MTD

Strategy: Power up and keep trying to read the status register for the power up state machine

- Select the link
- 2. Reset the SCC
- 3. Set highSpeedDataOutInvert to 1
- 4. Series of setups, writes to 20 registers under these methods from the official lpgBT software
 - a. clock_generator_setup
 - b. line driver setup
 - c. equalizer_setup
 - d. config_done / power-up
- Read current state of the power up state machine until it is done

```
def set_link(self, reg_addr, mask, lpgbt_addr):
    """
    Inverts uplink, needed for correct communication
    """
    self.SCCIC.icInvertLink(reg_addr, mask, lpgbt_addr)
```

```
void SCCICNode::icInvertLink(unsigned aAddress, unsigned aData, unsigned
aGbtxAddress) const
{
    reset();
    getNode("gbtx_addr").write(aGbtxAddress);
    unsigned lVal = (1 << 20) + ((aAddress & 0xfff) << 8) + (aData & 0xff);
    getNode("txdata_fifo").write(lVal);
    getClient().dispatch();
}</pre>
```

Seems to be set!

1000000110110**10000000**

MTD

Strategy: Power up and keep trying to read the status register for the power up state machine

- Select the link
- 2. Reset the SCC
- 3. Set highSpeedDataOutInvert to 1
- 4. Series of setups, writes to 20 registers under these methods from the official <u>lpGBT software</u>
 - a. clock_generator_setup
 - b. line_driver_setup
 - c. equalizer_setup
 - d. config_done / power-up
- 5. Read current state of the power up state machine until it is done

Need to clarify with Giorgio/Ozgur what part of this was failing. Possibly step 5 because the rest are blind writes.

clock generator setup

Seems to write to a bunch of registers. Not registers are read yet.

Registers written to:

- REFCLK
- CLKGCONFIGO
- CLKGCONFIG1
- CLKGPLLINTCUR
- CLKGPLLPROPCUR
- CLKGPLLRES
- CLKGFFCAP
- CLKGCDRINTCUR
- CLKGFLLINTCUR
- CLKGCDRPROPCUR
- CLKGCDREEPROPCUR
- CLKGLFCONFIGO
- CLKGLFCONFIG1
- CLKGWAITTIME
- EPRXDLLCONFIG
 - self.write reg(self.EPRXDLLCONFIG, dll config)

line_driver_setup

Still only writes to registers

- LDCONFIGH
- LDCONFIGL

equalizer_setup

Still only writes to registers

- EOCONFIG
- EQRES

config_done

Still only writes to registers, this starts the power up state machine

POWERUP2

lpGBT Register Comparisons Clock Generation

| Reg Name | MTD* | Tamalero |
|----------------|------------|------------|
| REFCLK | 011 | 000 |
| CLKGConfig0 | 1110 1000 | 1110 1000 |
| CLKGConfig1 | 0011 1000 | 0011 1000 |
| CLKGPLLIntCur | 1001 1001 | 1001 1001 |
| CLKGPLLPropCur | 1001 1001 | 1001 1001 |
| CLKGPIIRes | 0010 0010 | 0010 0010 |
| CLKGFFCAP | 00 011 011 | 00 011 011 |
| CLKGCDRIntCur | 0101 0101 | 0101 0101 |
| CLKGFLLIntCur | 0101 0101 | 0101 0101 |

| Reg Name | MTD* | Tamalero |
|----------------------|------------|------------|
| CLKGCDRPropCur | 0101 0101 | 0101 0101 |
| CLKGFLLIntCur | 0101 0101 | 0101 0101 |
| CLKGCDRPropCur | 0101 0101 | 0101 0101 |
| CLKGCDRFFPropC ur | 0110 0110 | 0110 0110 |
| CLKGLFConfig0 | 1000 1111 | 1000 1111 |
| CLKGLFConfig1 | 1111 1111 | 1111 1111 |
| CLKGWaitTime | 1000 1000 | 1000 1000 |
| EPRXDLLConfig | 01 10 0100 | 01 01 0000 |

*Values based on code; MTD Value setup is hardcoded in Python lpgbt Layer

Endcap Timing Layer Date 15

Register Differences

[0x03b] REFCLK

Configuration for the reference clock pad

- Bit 2 REFCLKForceEnable Enable the reference clock pad regardless of the operation mode.
- Bit 1 REFCLKAcBias Enables the common mode generation for the REFCLK.
- Bit 0 REFCLKTerm Enables the 100 Ohm termination for the REFCLK input.

MTD

011

Tamalero

Endcap Timing Layer Date | 16

Register Differences

MTD

01 10 0100

Tamalero

01 01 0000

[0x0f1] EPRXDllConfig

Configuration register containing settings for EPRX DLLs. This register contains also auxiliary EPRX setting.

• Bit 7:6 - EPRXDIICurrent[1:0] - Current for the DLL charge pump (default: 1).

| EPRXDllCurrent[1:0] | Current [uA] |
|---------------------|--------------|
| 2'd0 | 1 |
| 2'd1 | 2 |
| 2'd2 | 4 |
| 2'd3 | 8 |

 Bit 5:4 - EPRXDLLConfirmCount[1:0] - Number of clock cycles (in the 40 MHz clock domain) to confirm locked state (default: 2).

| EPRXDLLConfirmCount[1:0] | Number of clock cycles |
|--------------------------|------------------------|
| 2'd0 | 1 |
| 2'd1 | 4 |
| 2'd2 | 16 |
| 2'd3 | 31 |

- Bit 3 EPRXDLLFSMClkAlwaysOn Force clock of ePortRx DLL state machine to be always enabled (disables clock gating)
- Bit 2 EPRXDLLCoarseLockDetection Use coarse detector for the DLL lock condition
- Bit 1 EPRXEnableReInit Enables the re-initialization of an ePortRxGroup when the phase-aligner state machine finds the phase-selection to be out of range (default: 0)
- Bit 0 EPRXDataGatingDisable Disable data gating. When the data gating is enabled (EPRXDataGatingDisable bit set to zero) the ePortRx group consumes less power. This is a recommended mode of operation (default: 0)

Line Driver Setup

Reg Name MTD* Tamalero LDConfigH 0 1000000 0 11111111 LDConfigL 0 0000000 0 0000000

Equalizer Setup

| Reg Name | MTD* | Tamalero |
|----------|-------------|-------------|
| EQConfig | 11 00 | 00 00 |
| EQRes | 00 00 00 00 | 00 00 00 00 |

Register Differences

15.1.6. Line Driver

[0x039] LDConfigH

Line driver configuration register

- Bit 7 LDEmphasisEnable Enable pre-emphasis in the line driver. The amplitude of the pre-emphasis is controlled by LDEmphasisAmp[6:0] and the duration by LDEmphasisShort.
- Bit 6:0 LDModulationCurrent[6:0] Sets high-speed line driver modulation current: $I_m = 137 \text{ uA} \times \text{LDModulationCurrent}[6:0]$

[0x03a] LDConfigL

Line driver configuration register

- Bit 7 LDEmphasisShort Sets the duration of the pre-emphasis pulse. Please not that pre-emphasis has to be enabled (LDEmphasisEnable) for this field to have any impact.
- Bit 6:0 LDEmphasisAmp[6:0] Sets high-speed line driver pre-emphasis current: I_{pre} = 137 uA * LDEmphasisAmp[6:0]. Please note that pre-emphasis has to be enabled (LDEmphasisEnable) for these registers bits to be active.

-Note for the LDConfigH and LDConfigL registers: since the high-speed line driver contains an internal 100 Ohm "termination", the currents set by LDModulationCurrent[6:0] and LDEmphasisAmp[6:0] bits are shared between the internal and external load impedances. This needs to be taken into account when computing the output signal amplitude. To calculate the modulation amplitude the user should thus use the equivalent resistor value of 50 Ohm, that is, the internal 100 Ohm resistor in parallel with the external 100 Ohm termination impedance.

| Reg Name | MTD* | Tamalero |
|-----------|-----------|------------|
| LDConfigH | 0 1000000 | 0 11111111 |

Register Differences

15.1.5. Equalizer

[0x037] EQConfig

Main equalizer configuration register

• Bit 4:3 - EQAttenuation[1:0] - Attenuation of the equalizer. Use a gain setting of 1/1 (EQAttenuation[1:0]=2'd3) when VTRX+ is used.

| EQAttenuation[1:0] | Gain [V/V] |
|--------------------|------------|
| 2'd0 | 1/3 |
| 2'd1 | 2/3 |
| 2'd2 | 2/3 |
| 2'd3 | 1/1 |

• Bit 1:0 - EQCap[1:0] - Capacitance select for the equalizer

| EQCap[1:0] | Capacitance [fF] |
|------------|------------------|
| 2'd0 | 0 |
| 2'd1 | 70 |
| 2'd2 | 70 |
| 2'd3 | 140 |


| Reg Name | MTD* | Tamalero |
|-------------|-------|----------|
| EQConfig | 11 00 | 00 00 |

Firmware Overview Links

KCU105

Serenity

emp_top_c2c_tcds2_serenity.vhd components/top/firmware/hdl/ emp datapath.vhd components/datapath/firmware/hdl/ emp_region.vhd components/datapath/firmware/hdl/ emp fe mgt.vhd components/links/fe mgt//interface/firmware/hdl/ emp_lpgbt.vhd components/links/fe mgt/lpgbt//interface/firmware/hdl/ emp_lpgbtfpga.vhd components/links/fe mgt/lpgbt//lpgbtfpga/firmware/hdl/ lpgbtfpga downlink.vhd lpgbtfpga_uplink.vhd



Lpgbtfpga_downlink + Lpgbtfpga_uplink

Are common firmware blocks

LPGBT Uplink

```
uplink inst : entity lpgbt fpga.lpgbtfpga uplink
                                                                       KCU105
    generic map (
     datarate
                                => a UPLINK DATARATE.
      fec
                                \Rightarrow J + 1. -- FEC5 = 1 FEC12 = 2
                               => q_UPLINK_MULTICYCLE_DELAY, 4
     c_multicyledelay
                               => q UPLINK CLOCK RATIO, 8
     c clockratio
                               => g UPLINK WORD WIDTH, 32
      c mgtwordwidth
     c allowedfalseheader
                                => q UPLINK ALLOWED FALSE HEADER, 5
     c allowedfalseheaderovern => q UPLINK ALLOWED FALSE HEADER OVERN, 64
                               => q UPLINK REQUIRED TRUE HEADER, 30
      c requiredtrueheader
                               \Rightarrow a UPLINK BITSLIP MINDLY. 1
     c bitslip mindly
                               => q_UPLINK_BITSLIP_WAITDLY AO
      c_bitslip_waitdly
   port map (
     uplinkclk i
                          => uplink clk.
     uplinkrst n i
                          => uplink reset n.
     mgt_word_i
                          => mgt_data,
     bypassinterleaver_i => q_LPGBT_BYPASS_INTERLEAVER,
     bypassfecencoder i => g LPGBT BYPASS FEC,
     bypassscrambler_i => g_LPGBT_BYPASS_SCRAMBLER,
     uplinkclkouten o
                                 => fec mux uplink data(J) valid.
                                 => fec mux uplink data(J).data.
     userdata o(223 downto 0)
     userdata_o(229 downto 224) \Rightarrow fec_mux_unused_bits(J * 6 + 5 downto J * 6),
                                 => fec_mux_uplink_data(J).ec, --external control
     ecdata_o
                                 => fec mux uplink data(J).ic, --internal control
      icdata o
     mgt bitslipctrl o
                                 => fec mux bitslip(J),
     datacorrected o
                                 => fec mux datacorrected(J * 230 + 229 downto J * 230),
      iccorrected o
                                 => fec mux iccorrected(J * 2 + 1 downto J * 2),
     eccorrected o
                                 => fec_mux_eccorrected(J * 2 + 1 downto J * 2),
     rdy_o
                                 => fec_mux_uplink_ready(J)
end generate;
```

```
-- Expert parameters
     c multicyleDelay
                                     => 3.
     c_clockRatio
                                     => 8,
                                    \Rightarrow MGT_WORD_WIDTH, 32
     c matWordWidth
     c allowedFalseHeader
                                     => 5,
     c_allowedFalseHeaderOverN
                                     => 64.
     c requiredTrueHeader
                                     => 30,
     c_bitslip_mindly
                                     => 2,
     c bitslip waitdly
                                     => 40
PORT MAP (
     -- Clock and reset
     uplinkClk i
                                     ⇒ mat rx clk s.
     uplinkClkOutEn o
                                     ⇒ uplinkStrobe s,
    uplinkRst_n_i
                                     => mgt_rx_rdy_s,
    mat word i
                                     ⇒ uplink frame from mgt i.
    userData o
                                     ⇒ lpgbtfpga uplink data s(229 downto 0),
    EcData o
                                     => lpgbtfpga_uplink_data_s(231 downto 230),
     IcData o
                                     => lpgbtfpga uplink data s(233 downto 232),
                                     ⇒ uplink bypass interleaver i.
     bvpassInterleaver i
     bypassFECEncoder i
                                     ⇒ uplink bypass fec encoder i.
     bypassScrambler_i
                                     ⇒ uplink bypass scrambler i,
     -- Transceiver control
     mgt_bitslipCtrl_o
                                     mgt_rx_slide_s,
     dataCorrected o
                                     > lpgbtfpga uplink user data corrected s,
     IcCorrected o
                                     >> lpgbtfpga_uplink_ic_data_corrected_s,
    EcCorrected o
                                     ⇒ lpgbtfpga uplink ec data corrected s.
     rdy_o
                                     ⇒ lpgbtfpga_uplink_rdy_s,
     frameAlignerEven o
                                     => open
```

LPGBT Downlink

KCU105

```
downlink_inst : entity lpgbt_fpga.lpgbtfpga_downlink
 generic map
   c_multicyleDelay => g_DOWNLINK_MULTICYCLE_DELAY, 4
                    => q_DOWNLINK_CLOCK_RATIO, 8
   c_clockRatio
    c_outputWidth
                     => g_DOWNLINK_WORD_WIDTH 32
 port map (
    clk i
                        => downlink clk,
    rst n i
                        => downlink reset n,
    clken i
                        => downlink data.valid,
   userdata i
                        => downlink data.data.
   ecdata i
                        => downlink data.ec,
   icdata i
                        => downlink data.ic,
   mgt word o
                        => mgt data,
    interleaverbypass i => q LPGBT BYPASS INTERLEAVER,
   encoderbypass i
                        => g LPGBT BYPASS FEC,
    scramblerbypass i
                        => q LPGBT BYPASS SCRAMBLER,
    rdy_o
                        => downlink ready(I)
    );
```

Serenity

rdy_o

```
lpgbtfptga_downlink_inst : ENTITY lpgbt_lib.lpgbtfpga_downlink
  GENERIC map(
        -- Expert parameters
       c multicyleDelay
                                     => 3,
                                                                  --! Multicycle delay: USE
       c clockRatio
                                     => 8,
                                                                  --! Clock ratio is clock of
                                     => MGT WORD WIDTH 32
                                                                  --! Transceiver's word size
       c_outputWidth
  PORT map (
        -- Clocks
       clk i
                                     => mgt_tx_clk_s,
                                                                  --! Downlink datapath clos
                                     => downlinkStrobe s,
                                                                  --! Clock enable (1 over 8
       clkEn i
                                     => cdc_tx_ready_s,
                                                                  --! Downlink reset SIGNAL
       rst_n_i
        -- Down link
        UserData i
                                      downlinkData_s(31 downto 0),
                                     => downlinkData s(33 downto 32),
        ECData i
                                     => downlinkData_s(35 downto 34),
       ICData_i
        -- Output
                                                                     --! Downlink encoded fi
       mgt_word_o
                                     => downlink_frame_to_mgt_o,
       -- Configuration
        interleaverBypass_i
                                      downlink_bypass_interleaver_i,
                                                                            --! Bypass down
        encoderBypass i
                                     => downlink_bypass_fec_encoder_i,
                                                                            --! Bypass down
                                     => downlink bypass scrambler i,
        scramblerBypass i
                                                                            --! Bypass down
```

⇒ lpgbtfpga_downlink_rdy_o


--! Downlink rea

Thoughts and Next steps

 Firmware on initial inspections seems to have correct FEC mode and data rates for uplink/downlink

Future tests:

- 1. Reflash serenity with FEC12 firmware and probe VTRX+ with an oscilloscope to confirm if data is being outputted
- 2. Find MGT declarations in firmware
 - Check MGT rates of 2.56 Gbps for downlink + 10.24 Gbps uplink
 - Flash serenity with single MGT
- 3. Write C++/Uhal code that directly talks to the firmware to see if we can configure and set a GPIO pin on the lpGBT high/low (check with scope) without the MTD software to isolate this problem as either a firmware or software problem



Endcap Timing Layer

Date | 24

Thank you!

Let us know your thoughts on the best way forward:)

Contact ngonzalz@bu.edu hayden.swanson@cern.ch